The semiconductor world is evolving. The number of design rules is increasing, and the verification load is exploding. In-design 'signoff quality' verification is the need of the hour. The Virtuoso Studio attains that with the latest iPegasus DRC and Fill feature, accelerating overall design turn-around time. (read more)![]()
↧