Quantcast
Channel: Analog/Custom Design
Viewing all articles
Browse latest Browse all 750

Layout to Abstract: How Virtuoso Abstract Generator Enhances Design Productivity

$
0
0

Are you tired of manually extracting pins, analyzing connectivity, modeling blockages, creating sites, and calculating overlap in your complex design?

In the complex world of chip design, extracting critical information from detailed layouts can be difficult. To overcome these challenges, many designers are turning to innovative solutions like abstract generation. By converting detailed layout information into high-level abstracts, designers can gain a comprehensive view of their design and significantly enhance the performance of place-and-route tools like Innovus.

Introducing the Virtuoso Abstract Generator, a powerful library modeling tool that simplifies the creation of abstracts for standard cells, macroblocks, and IOs from detailed layout information in LEF, DEF, and GDSII formats. These abstracts provide a high-level representation of a layout view, capturing essential details such as cell type and size, pin/terminal positions, and blockage sizes. By generating abstracts, designers can accelerate their design process and improve overall productivity.

In this blog, you will explore the benefits and best practices of using the Virtuoso Abstract Generator to streamline your design workflow.

To achieve an accurate abstract view, follow these steps:

  1. The Abstract Generator's Pins step automatically derives pin shapes from text labels in the layout view and positions them accordingly. This initial step generates terminals, physical pin shapes, and the place-and-route boundary, as the layout view usually does not define pins. The Abstract Generator sets the stage for the subsequent abstract generation process by generating pins.
  2. The Extract step enables the extraction of geometries from signal and power nets and the calculation of process antenna information. It builds a database model for strong, weak, and must-connect pins by tracing connectivity between shapes and terminals. It also generates antenna information for custom blocks and standard cells.
  3. The Abstract step is a crucial part of the abstract generation process. It refines pin shapes, creates sites, and calculates overlapping layers and various types of blockages, including Detailed, Cover, and Shrink for each layer. This allows for precise control over blockage modeling and the removal of blockages around pins for better router access, facilitating effective management of routing blockages in your design. This step generates a Library Exchange Format (LEF) file that contains critical information on routing grids, placement sites, and pin fracturing.

You can run the executable as a standalone application or within the Virtuoso Studio design environment.

  1. The Standalone Abstract Generator interface caters to both novice and experienced designers, providing an intuitive layout with robust features. Designers can receive updates, backtrack easily, and get feedback to refine designs. It integrates with the Open Library for importing GDSII and logical data, managing bin options for various steps, and modifying generated abstracts for precise control. You can access the generator by typing 'abstract &' at the command line to explore efficient design options.
  2. The Integrated Abstract Generator in Virtuoso Studio simplifies your design workflow by enabling abstract creation directly within the layout environment. It offers essential GUI options concisely, with frequently used features that are easily accessible and additional options available through progressive disclosure field.
  3. The Dynamic Abstract Generation creates real-time abstracts for PCells, storing data in memory and annotating it to PCell submasters. The 'dual view' enables routers to interact with layouts without re-mastering directly. It has been developed especially for device-level routing. It's implemented by the Virtuoso Space-based Router (VSR) and Create Wire command to prevent routing over devices.

In conclusion, the Virtuoso Abstract Generator simplifies abstract creation for complex chip designs, enhancing design workflow and the performance of place-and-route tools.

Enroll in the Course Virtuoso Abstract Generator IC23.1 to learn more about Virtuoso abstract Generator.

Do You Have Access to the Cadence Support Portal?

If not, follow the steps below to create your account.

  • On the Cadence Support portal, select Register Now and provide the requested information on the Registration page.
  • You will need an email address and host ID to sign up.
  • If you need help with registration, contact support@cadence.com.

To stay up-to-date with the latest news and information about Cadence training and webinars, subscribe to the Cadence Training emails.

If you have questions about courses, schedules, online, public, or live onsite training, reach out to us at Cadence Training.

Become Cadence Certified

Cadence Training Services now offers digital badges for this training course. These badges indicate proficiency in a certain technology or skill and give you a way to validate your expertise to managers and potential employers. You can highlight your expertise by adding these digital badges to your email signature or any social media platform, such as Facebook or LinkedIn. To become Cadence Certified, you can find additional information here.

   https://www.cadence.com/en_US/home/training/all-courses/86197.html

Related Resourses

 


Training
Bytes

Launching and generating the abstract in the standalone mode

Exporting LEF File

Routing Without Dynamic Abstract Generation

Routing With Dynamic Abstract Generation

Highlighting Unabstracted Pcells

Running Virtuoso Abstract Generator in Tcl Mode (GUI Mode)

Running Virtuoso Abstract Generator in Tcl Mode (Non-GUI Mode)

Running Virtuoso Abstract Generator in SKILL Mode With Hook Using  replay_block File

Running Virtuoso Abstract Generator in SKILL Mode With Hook Using replay_core File

Generating Abstract Using Integrated Abstract Generator

Product
Manual

Virtuoso Abstract Generator User Guide IC23.1


RAK

Abstract Generator Flow (GUI/Batch mode)

Online
Courses

Virtuoso Abstract Generator IC23.1

Virtuoso Studio Features

Auto Place and Route (APR) for Virtuoso Studio – Device Level

Cadence Analog IC Design Flow

Virtuoso Layout Design Basics

Contact Us

For any questions, general feedback, or even if you want to suggest a future blog topic, write to custom_ic_blogs@cadence.com.

About Knowledge Booster Training Bytes

Knowledge Booster Training Bytes is an online journal that relays information about Cadence Training videos, online courses, and upcoming webinars that are available in the Learning section of the Cadence Learning and Support portal. This blog category brings you direct links to these videos, courses, and other related material, on a regular basis.

Veena G P

On behalf of the Cadence Training team


Viewing all articles
Browse latest Browse all 750

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>