Running inside the Virtuoso Platform, the Quantus Insight Solution offers unique capabilities to analyse and mitigate layout parasitics in custom layout design. Particularly at advanced nodes, interconnect RCs can strongly affect design performance and power.
Engineered for handling large DSPF files, the Quantus Insight Solution offers a comprehensive array of analyses featuring rapid root cause identification, a what-if explorer for manipulating individual parasitic components, and the capability to export experimental DSPF/I-DSPF files for re-simulation. Intuitive visualization, user-friendly GUI, and remarkable performance make the Quantus Insight Solution an indispensable asset for designers—accelerating design closure turnaround time.
Please join me, Justas Lukosiunas, Lead Application Engineer, for this webinar that uses real-life design examples to introduce key Quantus Insight Solution concepts and capabilities—highlighting how the tool can significantly boost productivity in custom IC layout signoff closure.
Date and Time
Wednesday, March 05, 2025
09:00 GMT London/10:00 CET Munich/11:00 IST Jerusalem/14:30 IST Bangalore/17:00 CST Beijing
To register for this webinar, sign in with your Cadence Support account (email ID and password) to log in to the Learning and Support System*. Then select Enroll to register for the session. Once registered, you’ll receive a confirmation email containing all login details.
A quick reminder:
- If you haven’t received a registration confirmation within one hour of registering, please check your spam folder and ensure your pop-up blockers are off and cookies are enabled.
- For issues with registration or other inquiries, reach out to eur_training_webinars@cadence.com.
If you don’t have a Cadence Support account, go to Registration Help or Cadence User Registration, and complete the requested information.
For questions and inquiries or issues with registration, reach out to eur_training@cadence.com.
Like this topic? Take this opportunity and register for the free online course related to this webinar topic: Quantus Transistor-Level T1: Overview and Technology Setup Training Course | Cadence
There is also a Digital Badge available for the training.
To view our complete training offerings, visit the Cadence Training website.
Want to share this and other great Cadence learning opportunities with someone else? Tell them to subscribe.
Hungry for training? Choose the Cadence Training Menu that’s right for you.
Related Courses
- Quantus Transistor-Level T2: Parasitic Extraction Training Course | Cadence
- Quantus Transistor-Level T3: Extracted View Flows and Advanced Features Training Course | Cadence
- Virtuoso Layout Design Basics Training Course | Cadence
- Physical Verification System Training Course | Cadence
- Pegasus Verification System Training Course | Cadence
Training Bytes
- Quantus Resistance Extraction (Videos)
- Videos on topics pertaining to Quantus Parasitic Inductance Extraction (Video) - Article (20463263) available
- Virtuoso Layout Design Basics IC618 (Video Channel)
Please see course learning maps a visual representation of courses and course relationships. Regional course catalogs may be viewed here.